
ICS8430S07AKI REVISION A SEPTEMBER 3, 2009
11
2009 Integrated Device Technology, Inc.
ICS8430S07I Data Sheet
CLOCK GENERATOR FOR CAVIUM PROCESSORS
Parameter Measurement Information, continued
LVCMOS Bank Skew
LVPECL Cycle-to-Cycle Jitter
RMS Phase Jitter
LVCMOS Part-to-Part Skew
LVCMOS Cycle-to-Cycle Jitter
Output Rise/Fall Time
tsk(b)
V
DDO_REF
2
V
DDO_REF
2
QREF[0:2]
tcycle n
tcycle n+1
tjit(cc) =
|tcycle n – tcycle n+1|
1000 Cycles
QA
nQA
Phase Noise Mask
Offset Frequency
f
1
f
2
Phase Noise Plot
RMS Jitter = Area Under the Masked Phase Noise Plot
Noise
P
o
w
er
tsk(pp)
V
DDO_REF
2
V
DDO_REF
2
Par t 1
Par t 2
Q_REFx
Q_REFy
V
DDOX
2
V
DDOX
2
V
DDOX
2
tcycle n
tcycle n+1
tjit(cc) =
|tcycle n – tcycle n+1|
1000 Cycles
QB:QD,
QREF[0:2]
20%
80%
20%
tR
t F
VSWING
QA:QD,
QREF[0:2]
nQA